

  
**blackhat**<sup>®</sup>  
USA 2020

AUGUST 5-6, 2020  
BRIEFINGS



# Remote Timing Attacks on TPMs, AKA TPM-Fail

Daniel Moghimi

- Daniel Moghimi
  - @danielmgmi
  - <https://moghimi.org>
- Security Researcher
- PhD Candidate @ WPI
  - Microarchitectural Attacks
  - Side Channels
  - Breaking Crypto Implementations
  - Trusted Execution Environment (Intel SGX)






# Thanks!

- Berk Sunar @ WPI
- Nadia Heninger @ UCSD
- Thomas Eisenbarth @ UzL
- Jan Wichelmann @ UzL



- Cryptosystem with an input  $m$ , output  $c$ , and secret  $k$
- Attacker tries to learn  $k$  by looking at  $(m, c)$



- Cryptosystem with an input  $m$ , output  $c$ , and secret  $k$
- Attacker tries to learn  $k$  by looking at  $(m, c)$

*ECDSA Sign:*

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$

$$s_1 = k_1^{-1}(z + r_1 d) \bmod n$$

$$s_2 = k_2^{-1}(z + r_2 d) \bmod n$$



The screenshot shows the top of an Ars Technica article. The header includes the 'ars TECHNICA' logo, a 'SUBSCRIBE' button, and search and sign-in options. The article title is 'PS3 hacked through poor cryptography implementation' under the category 'GAMING & CULTURE'. The byline is 'CASEY JOHNSTON - 12/30/2010, 12:25 PM'. The first paragraph of the article reads: 'A group of hackers named fail0verflow revealed in a presentation how they ...' The second paragraph reads: 'A group of hackers called fail0verflow claim they've figured out a way to get better control over a PlayStation 3 than ever before. After they worked through a number of Sony's security measures, they found the keystone to gaining access to the system's innards was the PS3's poor use of public key cryptography.'



- Cryptosystem with an input  $m$ , output  $c$ , and secret  $k$
- Attacker tries to learn  $k$  by looking at  $(m, c)$

*ECDSA Sign:*

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$

$$k_1 = k_2 = k_n$$

$$s_1 = k^{-1}(z + r_1 d) \bmod n$$

$$s_2 = k^{-1}(z + r_2 d) \bmod n$$



The screenshot shows the top of an Ars Technica article. The header includes the 'ars TECHNICA' logo, a 'SUBSCRIBE' button, and search and sign-in icons. The article is categorized under 'GAMING & CULTURE' and has the title 'PS3 hacked through poor cryptography implementation'. The author is Casey Johnston, dated 12/30/2010, 12:25 PM. The article text begins with 'A group of hackers named fail0verflow revealed in a presentation how they ...' and continues to describe how the hackers gained control over a PlayStation 3 by exploiting a weakness in its public key cryptography implementation.





- Cryptosystem with an input  $m$ , output  $c$ , and secret  $k$
- Attacker tries to learn  $k$  by looking at  $(m, c)$

*ECDSA Sign:*

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$

$$k_1 = k_2 = k_n$$

$$s_1 = k^{-1}(z + r_1 d) \bmod n$$

$$s_2 = k^{-1}(z + r_2 d) \bmod n$$


$$s_2 - s_1 = (r_2 - r_1) d \bmod n$$



The screenshot shows the top of an Ars Technica article. The header includes the 'ars TECHNICA' logo, a 'SUBSCRIBE' button, and search and sign-in icons. The article is categorized under 'GAMING & CULTURE' and has the title 'PS3 hacked through poor cryptography implementation'. The author is Casey Johnston, dated 12/30/2010, 12:25 PM. The article text begins with 'A group of hackers named fail0verflow revealed in a presentation how they ...' and continues with 'A group of hackers called fail0verflow claim they've figured out a way to get better control over a PlayStation 3 than ever before. After they worked through a number of Sony's security measures, they found the keystone to gaining access to the system's innards was the PS3's poor use of public key cryptography.'



- Cryptosystem with an input  $m$ , output  $c$ , and secret  $k$
- Attacker tries to learn  $k$  by looking at  $(m, c)$  and signal  $s$






- Channels


- Power Analysis
- EM Analysis
- ...
- *Timing Analysis*
- *CPU Side Channels*




- Threat Models:

- Physical Access
- *Local Access (Co-location)*
- *Remote*













# Trusted Platform Module (TPM)

- Security Chip for Computers?
- Tamper Resistant
- Side-Channel Resistant
- Crypto Co-processor




# Trusted Platform Module (TPM)

- Security Chip for Computers?
- Tamper Resistant
- Side-Channel Resistant
- Crypto Co-processor



# Trusted Platform Module (TPM)



- Cryptographic Co-processor, specified by **Trusted Computing Group**
  - Secure Storage
  - Integrity Measurement
  - TRNG
  - Hash Functions
  - Encryption
  - **Digital Signatures**





- Applications
  - Trusted Execution of Signing Operations
  - Remote Attestation

OpenSSL  
Cryptography and SSL/TLS Toolkit



- TPM 2.0 supports Elliptic-Curve Digital Signature
  - ECDSA
  - ECSchnorr
  - ECDAA (Anonymous Remote Attestation)



- <https://trustedcomputinggroup.org/membership/certification/>

- <https://trustedcomputinggroup.org/membership/certification/tpm-certified-products/>

## + TPM Security Evaluation

TCG members are required to demonstrate successful Common Criteria certification of their TPM product.

For the TPM 1.2 Family, the Common Criteria Security Assurance Level is at **EAL4+** Moderate, in accordance to the PC Client TPM 1.2 Protection Profile by the TCG.

For the **TPM 2.0** Family, the Common Criteria Security Assurance Level is at **EAL4+** Moderate, in accordance to the PC Client TPM 2.0 Protection Profile by the TCG.

## TPM Certified Products

Company Name	Product Name	Product Revision	Specification	Details	Security Evaluation	Cert. Status	Cert. Complete Date
STMicroelectronics	TPM ST33TPHF2X	1.256, 1.257, 2.256	Version 2.0 - Revision 1.38		Completed	Completed	2019.10.18
STMicroelectronics	TPM ST33GTPMA	3.256, 6.526	Version 2.0 - Revision 1.38		Completed	Completed	2019.10.18
Nuvoton Technologies Corporation (NTC)	TPM NPCT75x	7.4.0.0	Version 1.2 - Revision 116		Complete	Complete	2019.08.14
Nuvoton Technologies Corporation (NTC)	TPM NPCT75x	7.2.1.0	Version 2.0 - Revision 1.38		Complete	Complete	2019.01.18
Infineon Technologies	TPM SLI9670 TPM SLM9670	13.11	Version 2.0 - Revision 1.38		Complete	Complete	2018.12.18
Infineon Technologies	TPM SLB9670	7.85	Version 2.0 -		Complete	Complete	2018.10.29



# STMicroelectronics ST33TPHF2ESPI

- ST33TPHF2ESPI Data Brief
  - [https://www.st.com/resource/en/data\\_brief/st33tphf2espi.pdf](https://www.st.com/resource/en/data_brief/st33tphf2espi.pdf)



- ST33TPHF2ESPI CC Evaluation
  - [https://www.ssi.gouv.fr/uploads/2018/10/anssi-cible-cc-2018\\_41en.pdf](https://www.ssi.gouv.fr/uploads/2018/10/anssi-cible-cc-2018_41en.pdf)





This screenshot shows the OBS Studio interface with a recursive window effect. The main preview window displays a smaller version of the entire OBS interface, which in turn displays an even smaller version, creating a tunneling effect. The interface includes a top menu bar, a central preview area, and a bottom control panel with sections for Scenes, Sources, Audio Mixer, Scene Transitions, and Controls. The Windows taskbar is visible at the bottom of the main window.

This close-up view of the bottom control panel shows the following sections:

- Scenes:** A list containing 'v1c' and 'disp'.
- Sources:** A list containing 'Desktop Audio' and 'Mic/Aux'.
- Audio Mixer:** Two audio channels with volume meters and sliders. 'Desktop Audio' is at 0.0 dB and 'Mic/Aux' is also at 0.0 dB.
- Scene Transitions:** A 'Fade' transition with a 'Duration' of 300 ms.
- Controls:** A vertical menu with buttons for 'Start Streaming', 'Start Recording', 'Studio Mode', 'Settings', and 'Exit'. The 'Start Recording' button is highlighted.

Are TPMs  
really side-  
channel  
resistant?



# High-resolution Timing Test

- TPM frequency  $\approx$  32-120 MHz
- CPU Frequency is more than 2 GHz



100x faster!!




slow & steady!







- Intel Platform Trust Technology (PTT)
  - Integrated firmware-TPM inside the CPU package
  - Runs on top of Converged Security and Management Engine (CSME)
  - Standalone low power processor
  - Has been around since Haswell





- Intel Platform Trust Technology (PTT)
  - Integrated firmware-TPM inside the CPU package
  - Runs on top of Converged Security and Management Engine (CSME)



# High-resolution Timing Test - Intel PTT (fTPM)

- Linux TPM Command Response Buffer (CRB) driver
- Kernel Driver to increase the Resolution

```
t = rdtsc ();  
iowrite32 (CRB_START_INVOKE, &g_priv->regs_t->ctrl_start);  
while (( ioread32(&g_priv->regs_t->ctrl_start) &  
        CRB_START_INVOKE) == CRB_START_INVOKE);  
tscrequest [ requestcnt ++] = rdtsc () - t;
```



- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- ECSCNorr
- BN-256 (ECDAA)

## Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

0000000001111111...111

0000000000001111...111





- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- ECSCNorr
- BN-256 (ECDAA)



## Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111


0000000001111111...111

0000000000001111...111



- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- ECSCNorr
- BN-256 (ECDAA)



## Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111


0000000001111111...111

0000000000001111...111



- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- ECSCNorr
- BN-256 (ECDAA)



## Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111


0000000001111111...111

0000000000001111...111



- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- EC Schnorr
- BN-256 (ECDAA)



## Nonce

0101000100111111...111

0000100100111111...111

1101000100111111...111

0000000000111111...111


0000000000001111...111





- Intel fTPM: 4-bit Window Nonce Length Leakage

- ECDSA
- EC Schnorr
- BN-256 (ECDAA)



## Nonce

0101000100111111...111
0000100100111111...111
1101000100111111...111
0000000000111111...111
0000000000001111...111



danm@danm-XPS-8920: ~/Projects/TPM-fail/timing... x danm@danm-XPS-8920: ~/Projects/TPM-fail/timing... x danm@danm-XPS-8920: ~/Projects/TPM-fail/data/i... x danm@danm-XPS-8920: ~/Projects/TPM-fail/timing... x

danm@danm-XPS-8920: ~/Projects/TPM-fail/timing-tool/workspace/ECDSATPMKey\$


# High-resolution Timing Test - Analysis

- RSA and ECDSA timing test on 3 dedicated TPM and Intel fTPM
- Various non-constant behaviour for both RSA and ECDSA

Machine	CPU	Vendor	TPM	Firmware/Bios
NUC 8i7HNK	Core i7-8705G	Intel	PTT (fTPM)	NUC BIOS 0053
NUC 7i3BNK	Core i3-7100U	Intel	PTT (fTPM)	NUC BIOS 0076
Asus GL502VM	Core i7-6700HQ	Intel	PTT (fTPM)	Latest OEM
Asus K501UW	Core i7 6500U	Intel	PTT (fTPM)	Latest OEM
Dell XPS 8920	Core i7-7700	Intel	PTT (fTPM)	Dell BIOS 1.0.4
Dell Precision 5510	Core i5-6440HQ	Nuvoton	rls NPCT	NTC 1.3.2.8
Lenovo T580	Core i7-8650U	STMicro	ST33TPHF2ESPI	STMicro 73.04
NUC 7i7DNKE	Core i7-8650U	Infineon	SLB 9670	NUC BIOS 0062





# STMicro - ECDSA





# High-resolution Timing Test - ECDSA Nonce

- STMicro TPM: Bit-by-Bit Nonce Length Leakage



- TPM is programmed with an unknown key
  - We already have a template for  $t_i$ .
1. Collect list of signatures  $(r_i, s_i)$  and timing samples  $t_i$ .
  2. Filter signatures based on  $t_i$  and keeps  $(r_i, s_i)$  with a known bias.
  3. Lattice-based attack to recover private key  $d$ , from signatures with biased nonce  $k_i$ .



# Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \bmod n$



# Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \pmod n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \pmod n$





# Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \pmod n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \pmod n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$




# Lattice and Hidden Number Problem

- $s = k^{-1}(z + dr) \pmod n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \pmod n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$
- Let  $X$  be the upper bound on  $k_i$  and  $(d, k_0, k_1, \dots, k_n)$  is unknown

Boneh and Venkatesan[1]



- $s = k^{-1}(z + dr) \pmod n \rightarrow k_i^{-1} - s_i^{-1}r_i d - s_i^{-1}z \equiv 0 \pmod n$
- $A_i = -s_i^{-1}r_i, B_i = -s_i^{-1}z \rightarrow k_i + A_i d + B_i = 0$
- Let  $X$  be the upper bound on  $k_i$  and  $(d, k_0, k_1, \dots, k_n)$  is unknown
- Lattice Construction:




danm@danm-XPS-8920:~/Projects/TPM-fail/timing-tool/workspace/ECDSATPMKey\$



# TPM-Fail - Key Recovery Results

- Intel fTPM
  - ECDSA, ECSchnorr and BN-256 (ECDAA)
  - Three different threat model System, User, Network
- STMicroelectronics TPM
  - CC EAL4+ Certified
  - Give you the key in 80 minutes

Threat Model	TPM	Scheme	#Sign.	Time
Local System	ST TPM	ECDSA	39,980	80 mins
Local System	fTPM	ECDSA	1,248	4 mins
Local System	fTPM	ECSchnorr	1,040	3 mins
Local User	fTPM	ECDSA	15,042	18 mins



# Remote Timing Attacks are Practical

David Brumley  
Stanford University  
dbrumley@cs.stanford.edu


Dan Boneh  
Stanford University  
dabo@cs.stanford.edu

## Abstract

Timing attacks are usually used to attack weak computing devices such as smartcards. We show that timing attacks apply to general software systems. Specifically, we devise a timing attack against OpenSSL. Our experiments show that we can extract private keys from an OpenSSL-based web server running on a machine in the local network. Our results demonstrate that timing attacks against network servers are practical and therefore security systems should defend against them.

The attacking machine and the server were in different buildings with three routers and multiple switches between them. With this setup we were able to extract the SSL private key from common SSL applications such as a web server (Apache+mod\_SSL) and a SSL-tunnel.


**Interprocess.** We successfully mounted the attack between two processes running on the same machine. A hosting center that hosts two domains on the same machine might give management access to the admins of each domain. Since both domains are hosted on the same machine, one admin could use




TPMs are slow extremely  
Remote Timing Attacks are Practical!!

Timing difference for each window	$(4.76e8 - 4.72e8)/3600e6 * 1000 = 1.11 \text{ ms}$
ping 192.168.1.x	average rtt 0.713 ms
ping 1.1.1.1 (Cloudflare DNS)	average rtt 19.312 ms

# TPM-Fail Case Study: StrongSwan VPN




# TPM-Fail Case Study: StrongSwan VPN







# TPM-Fail Case Study: StrongSwan VPN




# TPM-Fail Case Study: StrongSwan VPN



# TPM-Fail Case Study: StrongSwan VPN




# TPM-Fail Case Study: StrongSwan VPN






# TPM-Fail Case Study: StrongSwan VPN





# TPM-Fail Case Study: StrongSwan VPN Key Recovery

- Remote Key Recovery after about 44,000 handshake  $\approx$  5 hours





# Remote StrongSwan VPN



# Remote Sample UDP App




# User Adversary



# System Adversary

# CacheQuote [2]

## EPID: algorithms






*ECDSA Sign:*

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$



$$y^2 = x^3 - 3x + 5$$




# Cryptographic Implementation is Hard - ECDSA

ECDSA Sign:



$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$



$$y^2 = x^3 - 3x + 5$$



# Cryptographic Implementation is Hard - ECDSA






ECDSA Sign:

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \text{ mod } n$$

$$s_i = k_i^{-1}(z + r_i d) \text{ mod } n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$



# Cryptographic Implementation is Hard - ECDSA

ECDSA Sign:




$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \text{ mod } n$$

$$s_i = k_i^{-1}(z + r_i d) \text{ mod } n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$

$$k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G$$





# Cryptographic Implementation is Hard - ECDSA

ECDSA Sign:

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \text{ mod } n$$






$$s_i = k_i^{-1}(z + r_i d) \text{ mod } n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$

$$k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G$$

$$k_i = 7 \rightarrow 23 \times G$$

$$= 2(2(2(2G) + G) + G) + G$$



# Cryptographic Implementation is Hard - ECDSA

ECDSA Sign:

$$(x_1, y_1) = k_i \times G$$

$$r_i = x_1 \bmod n$$

$$s_i = k_i^{-1}(z + r_i d) \bmod n$$

$$k_i = 3 \rightarrow 3 \times G = 2G + G$$

$$k_i = 7 \rightarrow 7 \times G = 2(2G) + 2G + G$$

$$k_i = 7 \rightarrow 23 \times G$$

$$= 2(2(2(2G) + G) + G) + G$$

//Scalar Mul: Add & Double

$$Q = \emptyset$$

$$R = G$$






for k\_b in k:

if k\_b == 1:

$$Q = \text{add}(Q, R)$$

$$R = \text{double}(R)$$

return Q



- Many Algorithms to do the same thing
  - Scalar Multiplication
    - Double-Add Algorithm
    - Montgomery Double-Add
    - Sliding Window
    - Fixed Window
- Unclear Threat Model
  - What is a side channel?
  - Power Analysis, Timing, Cache?

---

**Algorithm 1** Fixed Window Scalar Multiplication

---

```
1:  $T \leftarrow (O, P, 2P, \dots, (2w-1)P)$ 
2: procedure MULPOINT(window size  $w$ , scalar  $k$  represented as  $(k_{m-1}, \dots, k_0)_{2w}$ )
3:    $R \leftarrow T[(k)_{2w}[m-1]]$ 
4:   for  $i \leftarrow m-2$  to  $0$  do
5:     for  $j \leftarrow 1$  to  $w$  do
6:        $R \leftarrow 2R$ 
7:     end for
8:   end for
9:   return  $R$ 
10: end procedure
```

---



- Secret Dependent Control Flow

```
for(int i = 0; i < Bitlength(key); ++i)
```

- Secret Dependent Memory Access Pattern

```
state[i] = state[i] ^ sbox[roundKey[i]]
```

- Secret Dependent Timing, *e.g*: *ARM Cortex-M3* umull






- Automated Analysis
- Dynamic Approach
- Binary-level Analysis:
  - Leakages introduced by compilation
  - Closed-source libraries
- Locate leakage source at Instruction Level



- In practice: Attacker measures
  - Execution time for `(int i = 0; i < bitlength(key); ++i)`
  - Memory usage pattern `state[i] = state[i] ^ sbox[roundKey[i]]`
- In theory: Attacker gets access to execution trace with
  - Executed instructions
  - Branch targets
  - Memory access offsets



- Generate set of random test cases and capture execution traces
- Analysis A: Compute pairwise diffs




- Generate set of random test cases and capture execution traces
- Analysis A: Compute pairwise diffs
- Analysis B: Compute mutual information between execution trace and input

```
movzx  esi, al
mov     esi, [r11+rsi*4] ; MutualInformation 7.789
movzx  edi, ah
shr     eax, 10h
mov     r8d, [r11+rdi*4+400h] ; MutualInformation 7.767
movzx  ebp, al
mov     ebp, [r11+rbp*4+800h] ; MutualInformation 7.812
movzx  edi, ah
mov     edi, [r11+rdi*4+0C00h] ; MutualInformation 7.798
movzx  eax, bl
xor     edi, [r11+rax*4] ; MutualInformation 7.796
```







- Dynamic binary instrumentation using Intel Pin
- Collect traces while program runs
- Modules:
  - Emulate other CPUs or disable certain capabilities (e.g. AES-NI)
  - Modify RDRAND output




- Raw traces only contain absolute addresses of memory accesses  
0x1111107A → sbox+0x7A
- Removal of uninteresting trace entries → considerable size reduction
- Modules:
  - Configure memory address leakage granularity 0x156F → 0x1540



- Load and analyze preprocessed traces
- Optionally pass results to visualization stage
- Modules:
  - Compute pairwise trace diffs
  - Calculate mutual information for each memory accessing instruction



- STMicroelectronics (CVE-2019-16863)
  - 05/15/2019: Reported to ST
  - 05/17/2019: Acknowledged
  - Lots of calls/emails to clarify the disclosure process
  - 09/12/2019: Verified new version of STM TPM firmware
  - After 11/12/2019:
    - HP and Lenovo have issued firmware updates.
    - ST released a list of affected devices.





- Intel (CVE-2019-11090)
  - 02/01/2019: Reported to IPSIRT
  - 02/12/2019: Acknowledged (Outdated Intel IPP Crypto library)
  - 11/12/2019: Firmware Update for Intel Management Engine

02/01/2019: Reported  
fTPM Vulns to IPSIRT

11/12/2019: (CVE-2019-  
11090) Firmware Update  
for CSME

02/12/2019:  
Acknowledged Outdated  
IPP Library




- Rigorous Analysis of two Closed-source Libraries


	# Instructions	Analysis Time	# Leakages
Intel IPP	91208722	73 min	13 (2)
Microsoft CNG	21133239	31 min	4 (2)

- Intel IPP CVEs

- **CVE-2018-12155**
- CVE-2018-12156




# Questions?!



TPM-FAIL

<https://tpm.fail/>



[https://github.com/  
VernamLab/TPM-Fail](https://github.com/VernamLab/TPM-Fail)

**29<sup>TH</sup> USENIX  
SECURITY SYMPOSIUM**

<https://www.usenix.org/conference/usenixsecurity20/presentation/moghimi>



[https://github.com/  
UzL-ITS/Microwalk](https://github.com/UzL-ITS/Microwalk)

